



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/712,482	11/13/2003	Mallinath Hatti	15140US02	8334
------------	------------	-----------------	-----------	------

23446 7590 09/04/2007
 MCANDREWS HELD & MALLOY, LTD
 500 WEST MADISON STREET
 SUITE 3400
 CHICAGO, IL 60661

EXAMINER

TORRES, JOSE

ART UNIT	PAPER NUMBER
----------	--------------

2624

MAIL DATE	DELIVERY MODE
-----------	---------------

09/04/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

DETAILED ACTION

Comments

1. The Amendment filed on June 21, 2007 has been entered and made of record.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-14, 16-19 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mino et al. (US 6,927,776) in view of Childers et al. (US 5,838,955).

As to claims 1, 8, 16 and 21, Mino et al. teaches a method/system for displaying frames/pictures (Col. 6 lines 49-51), said method/system comprising: fetching (a first circuit for fetching) a portion of a frame stored in a frame buffer, the portion of the frame stored with a byte/pixel order (FIG. 1, "frame buffer region **22** and data transfer", Col. 6 line 47 through Col. 7 line 8 and FIGs. 9C-D, Col. 9 lines 24-33); storing (a buffer for storing) the portion of the frame in another buffer with the byte/pixel order (FIG. 1, "data buffer **11**", Col. 6 lines 12-19); fetching (a state machine/an input data write unit for fetching) a plurality of pixels from the portion of the frame (FIG. 1, "data processor **9**", Col. 15 lines 11-25).

Art Unit: 2624

However, Mino et al. fails to disclose converting (a second circuit for converting) the byte order of the plurality of pixels to a predetermined byte order, the byte order being different from the predetermined byte/pixel order.

Childers et al. teach converting (a second circuit for converting) the byte order of the plurality of pixels to a predetermined byte order ("standard format"), the byte order being different from the predetermined byte/pixel order (As shown in FIG. 4B the byte reordering logic **457** performs the reordering of the pixels regardless of the format of the video input device, see Col. 6 lines 15-40).

Therefore, in view of Childers et al., it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Mino et al.'s method/system by incorporating the method step and the byte reordering logic for converting the byte order of the plurality of pixels to a predetermined byte order, the byte order being different from the predetermined byte order in order to write and read pixel data in a standard format regardless of the format in which a video input device creates it (Col. 6 lines 35-40).

As to claims 2, 9, 17 and 22 as understood, Mino et al. further teaches decoding (a video decoder for decoding) the frame (FIG. 1, "address decoder **12**", Col. 5 lines 47-64 and Col. 6 lines 12-19); and storing (the frame buffer for storing) the frame with the byte order (FIG. 1, "main memory **2**", Col. 6 line 14-19 and FIG. 9B, Col. 9 lines 19-23).

Art Unit: 2624

As to claims 3, 4, 11, 12, 18, 19, 23 and 24, Mino et al. further teaches the another buffer (the buffer) forms a portion of a display engine (FIG. 1, "interface section 10) and a portion of a pixel feeder (FIG. 1, "transfer parameter generator 14", Col. 5 lines 38-46).

As to claims 5 and 13, Mino et al. fails to disclose the predetermined order is selected from a group consisting of big endian byte order and little endian byte order.

Childers et al. further teaches the predetermined order is selected from a group consisting of big endian byte order and little endian byte order (Col. 6 lines 35-40 and line 59 through Col. 7 line 8).

As to claim 6, Mino et al. fails to disclose providing an indicator indicating whether the byte order is different or opposite from the predetermined order.

Childers et al. further teaches providing an indicator indicating whether the byte order is different or opposite from the predetermined order (FIG. 4A, "ADDR INVARIANT MODE, byte swap multiplexors 449, 451", Col. 6 line 59 through Col. 7 line 8).

As to claim 7, Mino et al. fails to disclose swapping a first one of the plurality of pixels and a second one of the plurality of pixels if the indicator indicates that the byte order is different or opposite from the predetermined order; and swapping a third one of

Art Unit: 2624

the plurality of pixels and a fourth one of the plurality of pixels if the indicator indicates that the byte order is different or opposite from the predetermined order.

Childers et al. further teaches swapping a first one of the plurality of pixels and a second one of the plurality of pixels (FIG. 4A, output of multiplexor **449**) if the indicator (ADDR INVARIAN MDOE) indicates that the byte order is different or opposite from the predetermined order; and swapping a third one of the plurality of pixels and a fourth one of the plurality of pixels (FIG. 4A, output of multiplexor **451**) if the indicator (ADDR INVARIAN MODE) indicates that the byte order is different or opposite from the predetermined order (Col. 6 line 59 through Col. 7 line 8).

As to claim 10, Mino et al. further teaches the first circuit comprises an input data write unit (FIG. 1, "data processor **9**", Col. 15 lines 11-25).

4. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mino et al. in view of Childers et al. as applied to claim 14 above, and further in view of Roskowski et al. (US 5,269,003). The teachings of Mino et al. modified by Childers et al. have been discussed above.

As to claim 15, Mino et al. modified by Childers et al. fails to disclose a first multiplexer for selecting one of a first one of the plurality of pixels and a second one of the plurality of pixels; a second multiplexer for selecting another of the first one of the plurality of pixels and the second one of the plurality of pixels, from the first multiplexer; a third multiplexer for selecting one of a third one of the plurality of pixels and a fourth

Art Unit: 2624

one of the plurality of pixels; a fourth multiplexer for selecting another of the third one of the plurality of pixels and the fourth one of the plurality of pixels, from the third multiplexer; a fifth multiplexer for multiplexing outputs from the first multiplexer, the second multiplexer, the third multiplexer, and fourth multiplexer; and the selections of the first multiplexer, the second multiplexer, the third multiplexer, and the fourth multiplexer being controlled by the indicator provided by the state machine.

Roskowski et al. teaches a first multiplexer (FIG. 3, "multiplexor 27") for selecting one of a first one of the plurality of pixels and a second one of the plurality of pixels; a second multiplexer (FIG. 3, "multiplexor 28") for selecting another of the first one of the plurality of pixels and the second one of the plurality of pixels, from the first multiplexer; a third multiplexer (FIG. 3, "multiplexor 29") for selecting one of a third one of the plurality of pixels and a fourth one of the plurality of pixels; a fourth multiplexer (FIG. 3, "multiplexor 30") for selecting another of the third one of the plurality of pixels and the fourth one of the plurality of pixels, from the third multiplexer (Col. 5 line 58 through Col. 6 line 7); a fifth multiplexer (FIG. 3, "accumulator circuit 42") for multiplexing outputs from the first multiplexer, the second multiplexer, the third multiplexer, and fourth multiplexer; and the selections of the first multiplexer, the second multiplexer, the third multiplexer, and the fourth multiplexer being controlled by the indicator provided by the state machine (FIG. 3, "decoder 25", Col. 6 lines 46-67).

Therefore, in view of Roskowski et al., it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify Mino et al. and Childers et al. by incorporating the plurality of multiplexors, the accumulator circuit

Art Unit: 2624

and the decoder to write in order the pixels being transferred in order to reduce the cost of computer systems, increase the performance of the system and wasting no memory space (Col. 2 lines 5-17).

5. Claims 20 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mino et al. in view of Childers et al. as applied to claim 16 above, and further in view of Baden et al. (US 5,640,545). The teachings of Mino et al. modified by Childers et al. have been discussed above.

As to claim 20, Mino et al. modified by Childers et al. fails to disclose rearranging the plurality of pixels in plurality of different pixel orders; receiving an indicator indicating the pixel order; and selecting the pixels rearranged in one of the plurality of different pixel orders based on the indicator indicating the pixel order.

Baden et al. teaches rearranging the plurality of pixels in plurality of different pixel orders ("pixel swaps", Col. 15 lines 39-55); receiving an indicator (FIG. 6, "BE MODE/LE MODE* control signal **655**") indicating the pixel order (Col. 16 lines 35-43); and selecting the pixels rearranged in one of the plurality of different pixel orders based on the indicator indicating the pixel order (output of the swap multiplexor **651** of FIG. 6, Col. 16 lines 35-65).

Therefore, in view of Baden et al., it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify Mino et al. and Childers et al. by incorporating the method steps of swapping the pixel order based on the Bid Endian/Little Endian Mode control signal and selecting the rearranged pixels in

Art Unit: 2624

order to implement it on a compact hardware configuration and eliminating the need for hardware dedicated system to perform a conditional conversion algorithm (Col. 18 lines 16-25).

As to claim 26, as understood, Mino et al. modified by Childers et al. fails to disclose a demultiplexer for separating the plurality of pixels; a plurality of multiplexers for combining the separated plurality of pixels in a corresponding plurality of pixel orders; and another multiplexer for selecting an output from one of the plurality of multiplexers, based on an indicator indicating the pixel order provided by the state machine.

Baden et al. teaches a demultiplexer for separating the plurality of pixels (FIG. 5, "expansion bus **329**", Col. 6 lines 43-56); a plurality of multiplexers for combining the separated plurality of pixels in a corresponding plurality of pixel orders (FIG. 5, "pixel swaps **513**, **515** and second pass-through **517**", Col. 15 lines 18-34); and another multiplexer for selecting an output from one of the plurality of multiplexers, based on an indicator (FIG. 5, "pixel depth **511**") indicating the pixel order provided by the state machine (FIG. 5, "block 501", Col. 13 line 64 through Col. 15 line 38).

Therefore, in view of Baden et al. it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify Mino et al. and Childers et al. by incorporating the expansion bus to receive the pixels in a separated manner, using the pixel swaps and pass-through based on the pixel depth signal to combine the pixel order in a plurality of ways and providing its output in the

Art Unit: 2624

predetermined order as specified by the control signal in order to provide a mechanism in a frame buffer controller for detecting when the endian-ness of a frame buffer access request is incompatible with the physical storage format of the frame buffer, and for correctly making the necessary pixel conversions (Col. 3 lines 39-43).

6. Claims 27-31, 33, 35, and 38-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mino et al. in view of Baker et al. (US 5,777,601).

As to claims 27 and 38, Mino et al. teaches a method/system for displaying frames (Col. 6 lines 49-51), said method comprising: fetching (a first circuit for fetching) a portion of a frame stored in a frame buffer (FIG. 1, "frame buffer region **22** and data transfer", Col. 6 line 47 through Col. 7 line 8); storing (a buffer for storing) the portion of the frame in another buffer (FIG. 1, "data buffer **11**", Col. 6 lines 12-19); fetching (a state machine for fetching) a plurality of pixels from the portion of the frame (FIG. 1, "data processor **9**", Col. 15 lines 11-25).

However, Mino et al. fails to disclose storing (a luma pixel register for storing) luma pixels in a luma pixel register, if the plurality of pixels comprise luma pixels; and storing (a chroma pixel register for storing) chroma pixels in a chroma pixel register, if the plurality of pixels comprise chroma pixels.

Baker et al. teaches storing (a luma pixel register for storing) luma pixels in a luma pixel register (FIG. 4, "register **410**"), if the plurality of pixels comprise luma pixels (Col. 16 lines 47-50); and storing (a chroma pixel register for storing) chroma pixels in a

Art Unit: 2624

chroma pixel register (FIG. 4, "registers **400** and **402**"), if the plurality of pixels comprise chroma pixels (Col. 14 lines 57-66).

Therefore, in view of Baker et al., it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Mino et al.'s method/system by incorporating the method steps and registers for storing luma pixels in a luma pixel register, if the plurality of pixels comprise luma pixels; and storing chroma pixels in a chroma pixel register, if the plurality of pixels comprise chroma pixels in order to require a simple hardware configuration to generate video signals such as video control information (Col. 3 lines 47-54).

As to claims 28 and 39, Mino et al. further teaches decoding (a video decoder for decoding) the frame (FIG. 1, "address decoder **12**", Col. 5 lines 47-64 and Col. 6 lines 12-19); and storing the frame in the frame buffer (FIG. 1, "main memory **2**", Col. 6 line 14-19 and FIG. 9B, Col. 9 lines 19-23).

As to claims 29, 30, 40 and 41, Mino et al. further teaches the another buffer forms a portion of a display engine (FIG. 1, "interface section **10**) and a pixel feeder (FIG. 1, "transfer parameter generator **14**", Col. 5 lines 38-46).

As to claim 31, Mino et al. fails to disclose receiving the plurality of pixels; and providing the luma pixels to the luma pixel register, if the plurality of pixels comprise luma pixels.

Art Unit: 2624

Baker et al. further teaches receiving the plurality of pixels (FIG. 4, "Hbus **202**", Col. 15 lines 14-18); and providing the luma pixels to the luma pixel register, if the plurality of pixels comprise luma pixels (FIG. 4, "register **410**", Col. 16 lines 47-50).

As to claim 33, Mino et al. fails to disclose receiving the plurality of pixels; and providing the chroma pixels to the chroma pixel register, if the plurality of pixels comprise chroma pixels.

Baker et al. further teaches receiving the plurality of pixels (FIG. 4, "Hbus **202**", Col. 15 lines 14-18); and providing the chroma pixels to the chroma pixel register, if the plurality of pixels comprise chroma pixels (FIG. 4, "registers **400** and **402**", Col. 14 lines 57-66).

As to claim 35, Mino et al. fails to disclose receiving the plurality of pixels; providing chroma Cr pixels to a chroma Cr pixel register, if the plurality of pixels comprise chroma Cr pixels; and providing chroma Cb pixels to a chroma Cb pixel register, if the plurality of pixels comprise chroma Cb pixels.

Baker et al. further teaches receiving the plurality of pixels (FIG. 4, "Hbus **202**", Col. 15 lines 14-18); providing chroma Cr pixels to a chroma Cr pixel register (FIG. 4, "register **400**"), if the plurality of pixels comprise chroma Cr pixels; and providing chroma Cb pixels to a chroma Cb pixel register (FIG. 4, "register **402**"), if the plurality of pixels comprise chroma Cb pixels (Col. 11 lines 49-62 and Col. 14 lines 57-66).

Art Unit: 2624

7. Claims 32, 34 and 36 rejected under 35 U.S.C. 103(a) as being unpatentable over Mino et al. in view of Baker et al. as applied to claim 27 above, and further in view of Canfield (US 6,501,507). The teachings of Mino et al. modified by Baker et al. have been discussed above.

As to claims 32, 34 and 36, Mino et al. modified by Baker et al. fails to disclose receiving the plurality of pixels over a first path; receiving a portion of the plurality of pixels over a second path; selecting the plurality of pixels from the first path, if all of the plurality of pixels are luma/chroma pixels; and selecting the portion of the plurality of pixels from the second, if a portion of the plurality of pixels are luma/chroma pixels and another portion of the plurality of pixels are chroma/luma pixels.

Canfield teaches receiving the plurality of pixels over a first path (FIG. 2, "LUMA/CHROMA FROM MEMORY paths respectively"); receiving a portion of the plurality of pixels over a second path (FIG. 2, "input of MUX 30"); selecting the plurality of pixels from the first path, if all of the plurality of pixels are luma/chroma pixels (FIG. 2, "input of MUX's 35 and 36 respectively"); and selecting the portion of the plurality of pixels from the second, if a portion of the plurality of pixels are luma/chroma pixels and another portion of the plurality of pixels are chroma/luma pixels (FIG. 2, "Selection of MUX 30", Col. 3 lines 7-29).

Therefore, in view of Canfield, it would have been obvious to one of ordinary skill in the art at the time the invention was made to further modify Mino et al. and Baker et al. by incorporating the multiplexors as shown in FIG. 2, and properly selecting the desired path when luma/chroma pixels are being proportioned, if they correspond only

Art Unit: 2624

to luma/chroma pixels or selecting another path if there is portions corresponding to luma and chroma pixels in order to support different video image resolutions, as it is the case of MPEG format (Col. 3 lines 7-29).

Allowable Subject Matter

8. Claims 37, 42 and 43 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: The closest prior art made of record fails to disclose the feature of storing at least one of the pixels from the portion of the plurality of pixels from the second path in the chroma Cr/Cb pixel register, if the portion of the plurality of pixels are selected, as recited in claim 37, and the multiplexer configuration recited in claims 42 and 43 for the reception of the portions of the plurality of pixels and the selection made by the state machine when the pixels comprises both luma and chroma pixels.

Response to Arguments

Comments

9. Applicant's response to Office Action dated June 21, 2007 is filed in response to the Office Action of March 21, 2007 not January 29, 2007 as stated in the Response Cover Page.

Drawings

10. Replacement drawing sheets with Figure 3A and 10 have been submitted to correct Reference Character "48C(1)" and Multiplexer 1210, respectively. Therefore, the objections have been removed.

Specification

11. Paragraph [0051] has been replaced with new replacement paragraph [0051] to include reference character "55" in line 6. Therefore, the objection has been removed.

Claim Objections

12. Claim 34 has been cancelled as being a substantial duplicate of claim 36. Therefore, the objection has been removed.

Claim Rejections under 35 U.S.C. § 112

13. Claims 17 and 22 have been amended to recite "the pixel order" in order to overcome the 35 U.S.C. § 112, second paragraph rejections. Therefore, the rejections have been removed.

Claim 26 has been amended to recite "the circuit" in order to overcome the 35 U.S.C. § 112, second paragraph rejection. Therefore, the rejection has been removed.

Claim Rejections under 35 U.S.C. § 103

14. With respect claims 1, 8, 16 and 21 Applicant's arguments have been fully considered but they are not persuasive.

Applicant's assertion that Mino et al. does not teach use of "a predetermined byte order, the byte order being different from the predetermined byte order" is acknowledged, as it was done in the Office Action dated March 21, 2007 Section 8. However, since the data transfer between the host CPU **1** and the General Region **21** of the local memory **20** does indeed occur (Col. 6 lines 3-5), the modification as proposed would still be compatible with the system. In response to applicant's argument that the proposed modification would render Mino et al. inoperable, the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981). In Mino et al. Col. 9 lines

Art Unit: 2624

19-33 a description is made whether the CPU 1 supports big and/or little endian format. Therefore, when data transfer is occurring, a reordering of the byte/pixel order can be performed as taught in Childers et al. (Col. 6 lines 15-41), since such a reordering is well known to a person of ordinary skill in the art at the time of the invention. Further, regardless of how the reordering is performed a byte order obtained is achieved and the consistency of the format of the data transferred is maintained regardless of the input device byte order format or the format of the device creating the image.

The nature of the problem to be solved – proper line addressing regardless of the format of the source video data – as well as the need to convert the byte order in a proper manner for either storing or reading, would have led one of ordinary skill in the art at the time of the invention to use a reordering circuit in a data transfer system for reading or storing. Therefore, it would have been obvious to use a data transfer device (as taught by Mino et al.) in combination with the reordering circuit logic (as taught in Childers et al.) to maintain the consistency of the data regardless of the format of the source video data.

Therefore, the rejections are maintained.

15. With respect to claims 2-7, 9-25, 17-20 and 22-26 Applicant's arguments have been fully considered but they are not persuasive. Applicant's arguments are no different from those previously presented with respect to claims 1, 8, 16 and 21 above, which already have been addressed.

Therefore, the rejections are maintained.

16. With respect to claims 27 and 28 Applicant's arguments have been fully considered but they are not persuasive. Applicant alleges that such a modification – incorporating the method steps and registers if the plurality of pixels are luma pixels; and storing chroma pixels in a chroma pixel register, if the plurality of pixels comprise chroma – would not maintain consistency of the data transfer (Response to Office Action, Remarks Section). Examiner respectfully disagrees. Since it has been already explained above that the consistency of the order is maintained, the addition of the register to store the corresponding pixels would have led to nothing but predictable results if such a combination was made by one of ordinary skill in the art at the time of the invention.

Therefore, the rejections are maintained.

17. With respect to claims 28-33, 35, 36 and 39-41 Applicant's arguments have been fully considered but they are not persuasive. Applicant's arguments are no different from those previously presented with respect to claims 27 and 38 above, which already have been addressed.

Therefore, the rejections are maintained.

Conclusion

18. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Rhodes disclose a Format Signal Converter Using Dummy

Art Unit: 2624

Samples, Valmiki et al. disclose a Video and Graphics System with an MPEG Video Decoder for Concurrent Multi-Row Decoding, and Zhou et al. disclose a Color Format Conversion in a Parallel Processor.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José M. Torres whose telephone number is 571-270-1356. The examiner can normally be reached on Monday thru Friday: 8:00am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jingge Wu can be reached on 571-272-7429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2624

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JMT
08/30/2007



JINGGE WU
SUPERVISORY PATENT EXAMINER